


# Over 30 Years of Quality Through Innovation

# **LSK589**

# LOW NOISE, LOW CAPACITANCE MONOLITHIC DUAL N-CHANNEL JFET

FEATURES	
ULTRA LOW NOISE	$e_n = 4.0 \text{ nV}/\sqrt{\text{Hz}}$
LOW INPUT CAPACITANCE	Ciss = 5pF
HIGH TRANSCONDUCTANCE	Gfs ≥ 4000µS

ABSOLUTE MAXIMUM RATINGS¹ @ 25 °C (unless otherwise stated)					
Maximum Temperatures					
Storage Temperature	-55 to +150°C				
Junction Operating Temperature	-55 to +150°C				
Maximum Power Dissipation, TA = 25°C					
Continuous Power Dissipation, per side <sup>4</sup>	250mW				
Power Dissipation, total <sup>5</sup>	500mW				
Maximum Currents					
Gate Forward Current	$I_{G(F)} = 50mA$				
Maximum Voltages					
Gate to Source	V <sub>GSO</sub> = 25V				
Gate to Drain	$V_{GDO} = 25V$				



## MATCHING CHARACTERISTICS @ 25°C (unless otherwise stated)


SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
$\left V_{GS1}-V_{GS2}\right $	Differential Gate to Source Cutoff Voltage			20	mV	$V_{DS} = 10V, I_{D} = 5mA$
I <sub>DSS1</sub>	Gate to Source Saturation Current Ratio	0.9		1.0		V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0V (Note 2)
CMRR	COMMON MODE REJECTION RATIO -20 $\log  \Delta V_{GS1-2}/\Delta V_{DS} $	85			dB	$V_{DG} = 5V$ to 10V, $I_D = 5mA$

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
e <sub>n</sub>	Noise Voltage		7		nV/√Hz	$V_{DS} = 10V$ , $I_D = 5mA$ , $f = 100Hz$
<b>e</b> n	Noise Voltage		4		nV/√Hz	$V_{DS} = 10V, I_{D} = 5mA, f = 10kHz$
Cıss	Common Source Input Capacitance			5	pF	
C <sub>RSS</sub>	Common Source Reverse Transfer Capacitance			1.2	pF	$V_{DS} = 10V$ , $I_D = 5mA$ , $f = 1MHz$

### **ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise stated)**

SYMBOL	CHARACTERISTIC		MIN	TYP	MAX	UNITS	CONDITIONS	
BV <sub>GSS</sub>	Gate to Source Breakdow	n Voltage	-25			V	$V_{DS} = 0$ , $I_D = 1\mu A$	
$V_{\text{GS(OFF)}}$	Gate to Source Pinch-off	Voltage	-1.5		-5	V	$V_{DS} = 10V$ , $I_D = 1nA$	
V <sub>G</sub> S	Gate to Source Operating	Voltage	-0.3		-4.0	V	$V_{DS} = 10V$ , $I_D = 5mA$	
I <sub>DSS</sub>	Drain to Source Saturatio	n Current	7.0		40	mA	$V_{DS} = 10V$ , $V_{GS} = 0V$ (Note 2)	
IG	Gate Operating Current			-1	-50	pА	$V_{DG} = 10V$ , $I_D = 5mA$	
Igss	Gate to Source Leakage	Current			-50	pА	$V_{gs} = -15V, V_{DS} = 0$	
Gos	Output Conductance F =	1kHz			100	μS	$V_{DS} = 10V$ , $I_D = 5mA$	
NF	Noise Figure				1.0	dB	$V_{DS} = 10V$ , $I_{D} = 5mA$ , $R_{G} = 100K\Omega$ , $f = 100Hz$	
G <sub>fs</sub>	Forward	f = 1kHz	4000		10000			
Gfs	Transconductance	f = 100MHz		7000		μS	6	$V_{DS} = 10V$ . $I_D = 5mA$
Gos	Output	f = 1kHz			100		VDS = 10 V, ID = 3111A	
908	Transconductance	f = 100MHz		120				

#### **PACKAGE DIMENSIONS**



### NOTES:

- 1. Absolute maximum ratings are limiting values above which serviceability may be impaired.
- 2. Pulse Test: PW ≤ 300 µs, Duty Cycle ≤ 3%
- All MIN/TYP/MAX Limits are absolute values. Negative signs indicate electrical polarity only.
- 4. Derate 2.0 mW/°C above 25°C.
- 5. Derate 4 mW/°C above 25°C.

Information furnished by Linear Integrated Systems is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems.

Linear Integrated Systems develops and produces the highest performance semiconductors of their kind in the industry. Linear Systems, founded in 1987, uses patented and proprietary processes and designs to create its high performance discrete semiconductors. Expertise brought to the company is based on processes and products developed at Amelco, Union Carbide, Intersil and Micro Power Systems by company founder John H. Hall.